Syllabus - 3rd Semester - Logic Design LAB - Subject Code - 06ESL338
:: Educational - Karnataka - India :: Academics - Engineering - Electronics and Communication Engg :: EC - IIIrd Semester Syllabus
Page 1 of 1
Syllabus - 3rd Semester - Logic Design LAB - Subject Code - 06ESL338
Logic Design LAB
1. Simplification, realization of Boolean expressions using logic gates/Universal gates.
2. Realization of Half/Full adder and Half/Full Subtractors using logic gates.
3. (i) Realization of parallel adder/Subtractors using 7483 chip
(ii) BCD to Excess-3 code conversion and vice versa.
4. Realization of Binary to Gray code conversion and vice versa
5. MUX/DEMUX – use of 74153, 74139 for arithmetic circuits and code converter.
6. Realization of One/Two bit comparator and study of 7485 magnitude comparator.
7. Use of a) Decoder chip to drive LED display and b) Priority encoder.
8. Truth table verification of Flip-Flops: (i) JK Master slave (ii) T type and (iii) D type.
9. Realization of 3 bit counters as a sequential circuit and MOD – N counter design (7476, 7490, 74192, 74193).
10. Shift left; Shift right, SIPO, SISO, PISO, PIPO operations using 74S95.
11. Wiring and testing Ring counter/Johnson counter.
12. Wiring and testing of Sequence generator.
1. Simplification, realization of Boolean expressions using logic gates/Universal gates.
2. Realization of Half/Full adder and Half/Full Subtractors using logic gates.
3. (i) Realization of parallel adder/Subtractors using 7483 chip
(ii) BCD to Excess-3 code conversion and vice versa.
4. Realization of Binary to Gray code conversion and vice versa
5. MUX/DEMUX – use of 74153, 74139 for arithmetic circuits and code converter.
6. Realization of One/Two bit comparator and study of 7485 magnitude comparator.
7. Use of a) Decoder chip to drive LED display and b) Priority encoder.
8. Truth table verification of Flip-Flops: (i) JK Master slave (ii) T type and (iii) D type.
9. Realization of 3 bit counters as a sequential circuit and MOD – N counter design (7476, 7490, 74192, 74193).
10. Shift left; Shift right, SIPO, SISO, PISO, PIPO operations using 74S95.
11. Wiring and testing Ring counter/Johnson counter.
12. Wiring and testing of Sequence generator.
Similar topics
» Syllabus - 3rd Semester - Logic Design - Subject Code - 06ES33
» Syllabus - 3rd Semester - Network Analysis - Subject Code - 06ES34
» Syllabus - 3rd Semester -Electronic Instrumentation - Subject Code - 06MAT35
» Syllabus - 3rd Semester -Field Theory - Subject Code - 06MAT36
» Syllabus - 3rd Semester -Analog Electronics LAB - Subject Code - 06ES32
» Syllabus - 3rd Semester - Network Analysis - Subject Code - 06ES34
» Syllabus - 3rd Semester -Electronic Instrumentation - Subject Code - 06MAT35
» Syllabus - 3rd Semester -Field Theory - Subject Code - 06MAT36
» Syllabus - 3rd Semester -Analog Electronics LAB - Subject Code - 06ES32
:: Educational - Karnataka - India :: Academics - Engineering - Electronics and Communication Engg :: EC - IIIrd Semester Syllabus
Page 1 of 1
Permissions in this forum:
You cannot reply to topics in this forum
|
|